



N-Channel Enhancement Mode Field Effect Transistor




Top View



Bottom View

DFN3333-8L



Product Summary

- V_{DS} 30V
- I_D 50A
- $R_{DS(ON)}$ (at $V_{GS}=10V$) <6.0 mohm
- $R_{DS(ON)}$ (at $V_{GS}=4.5V$) <7.0 mohm
- 100% EAS Tested

General Description

- Trench Power LV MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$
- Moisture Sensitivity Level 3
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

Applications

- High current load applications
- Load switching
- Hard switched and high frequency circuits
- Uninterruptible power supply

■ Absolute Maximum Ratings ($T_A=25^\circ C$ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-source Voltage		V_{DS}	30	V
Gate-source Voltage		V_{GS}	± 20	V
Drain Current	$T_c=25^\circ C$	I_D	50	A
	$T_c=100^\circ C$		31	
Pulsed Drain Current ^A		I_{DM}	190	A
Total Power Dissipation	$T_c=25^\circ C$	P_D	35	W
	$T_c=100^\circ C$		14	
Single Pulse Avalanche Energy ^B		E_{AS}	128	mJ
Thermal Resistance Junction-to-Case ^C		$R_{\theta JC}$	3.6	$^\circ C/W$
Junction and Storage Temperature Range		T_J, T_{STG}	-55~+150	$^\circ C$

■ Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
YJQ50N03A	F1	Q50N03	5000	10000	100000	13" reel



YJQ50N03A







■ Electrical Characteristics ($T_J=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	30			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=30V, V_{GS}=0V$			1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$			± 100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1.0	1.5	2.5	V
Static Drain-Source On-Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=15A$		4.9	6.0	$m\Omega$
		$V_{GS}=4.5V, I_D=15A$		5.9	7.0	
Diode Forward Voltage	V_{SD}	$I_S=20A, V_{GS}=0V$			1.2	V
Maximum Body-Diode Continuous Current	I_S				50	A
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{DS}=15V, V_{GS}=0V, f=1MHz$		2504		pF
Output Capacitance	C_{oss}			323		
Reverse Transfer Capacitance	C_{rss}			283		
Gate resistance	R_g	$F=1MHz$		1.5		Ω
Switching Parameters						
Total Gate Charge	Q_g	$V_{GS}=10V, V_{DS}=15V, I_D=20A$		54		nC
Gate-Source Charge	Q_{gs}			26		
Gate-Drain Charge	Q_{gd}			8.5		
Reverse Recovery Charge	Q_{rr}	$I_F=15A, dI/dt=100A/us$		10.2		ns
Reverse Recovery Time	t_{rr}			15		
Turn-on Delay Time	$t_{D(on)}$			11		
Turn-on Rise Time	t_r	$V_{GS}=10V, V_{DD}=20V, I_D=2A$ $R_{GEN}=3\Omega$		20		ns
Turn-off Delay Time	$t_{D(off)}$			41		
Turn-off fall Time	t_f			25		

A. Pulse Test: Pulse Width≤300us, Duty cycle ≤2%.

B. $T_J=25^\circ C$, $V_{DD}=24V$, $V_G=10V$, $L=1mH$, $I_{AS}=16A$

C. $R_{\theta JA}$ is the sum of the junction-to-Case and Case-to-ambient thermal resistance, where the Case thermal reference is defined as the soldermounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design, while $R_{\theta JA}$ is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.

■ Typical Performance Characteristics

Figure 1. Output Characteristics

Figure 2. Transfer Characteristics

Figure 3: On-Resistance vs. Drain Current and Gate Voltage

Figure 4: On-Resistance vs. Junction Temperature

Figure 5. Capacitance Characteristics

Figure 6. Gate Charge




Figure7. Safe Operation Area




Figure8. Maximum Continuous Drain Current vs Case Temperature














Figure9.Normalized Maximum Transient Thermal Impedance


Resistive Switching Test Circuit & Waveforms

Diode Recovery Test Circuit & Waveforms

Gate Charge Test Circuit & Waveform

Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




■DFN3333-8L Package information

Top View
正面视图Bottom View
背面视图Side View
侧面视图

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	3.15	3.25	3.35
E	3.15	3.25	3.35
A	0.70	0.80	0.90
A1	0.20	BSC	
A2			0.10
D1	2.20	2.35	2.50
E1	1.80	1.90	2.00
L1	0.35	0.45	0.55
L2	0.35	BSC	
b	0.20	0.30	0.40
e	0.65	BSC	

Note:

1. Controlling dimension:in millimeters.
2. General tolerance: ± 0.10 mm.
3. The pad layout is for reference purposes only.

Suggested Solder Pad Layout
Top View



Disclaimer

The information presented in this document is for reference only. Yangzhou Yangjie Electronic Technology Co., Ltd. reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with ordinary electronic equipment or devices, and not designed to be used with equipment or devices which require high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), Yangjie or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use of sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website <http://www.21yangjie.com>, or consult your nearest Yangjie's sales office for further assistance.